Abstract

This paper addresses the process of dynamic data flow analysis using virtual code integration (VCI), often referred to as dynamic binary rewriting.

This article will try to demonstrate all of the techniques that were applied in the SpiderPig project [15]. It will also discuss the main differences between the methods that were employed and those used in other available software, as well as introducing other related work.

SpiderPig’s approach was found to be very fast and was transparent enough for reliable and usable data flow analysis. It was created with the purpose of providing a tool which would aid vulnerability and security researchers with tracing and analyzing any necessary data and its further propagation through a program. At the time of writing this article, it is the authors opinion that SpiderPig offers one of the most advanced solutions for data
flow monitoring. At the current state it works on IA-32 platforms with Microsoft Windows systems and it supports FPU, SSE\(^1\), MMX and all of the IA-32 general instructions. Furthermore it can be extended to cover other operating systems and architectures as well. *SpiderPig* also demonstrates the usage of a virtual code integration (VCI) framework which allows for modifying the target application code at the instruction level. By this I mean that the VCI framework allows for custom code insertion, original code modification and full customization of the original application’s code. Instructions can be swapped out, deleted or modified at a whim, without corrupting the surrounding code and side-effects of the modification are resolved.

In the next sections, the most important and relevant techniques used in *SpiderPig* will be described.

**Acknowledgments**

Author would like to thank several people who have more or less helped with writing this paper (random order): Rafał Leśniak, Grzegorz Aksamit, Julien Vaneque, Yash Ks, Rolf Rolles, Matt "skape" Miller, Jim Newsome and Dawn Song (excellent work on TaintCheck [21]), Adam Zabrocki (za sok pomarańczowy pod białoruską granicą) and meta (for additional language corrections).

\(^{1}\)Some of the most heavily used SSE2 instructions are also supported.
## Contents

1 **Introduction** .................................................. 5  
  1.1 History ................................................... 6  
  1.2 Goals and usage ........................................... 7  

2 **SpiderPig - Design and Implementation** ................. 7  
  2.1 The Exporter Module ....................................... 8  
  2.2 The Loader Module ......................................... 11  
  2.3 The Results Processor Module ............................. 15  

3 **Virtual Code Integration** .................................. 17  
  3.1 Definition of Code Integration ............................. 17  
  3.2 Division of Code Integration .............................. 18  
  3.3 The Virtual Code Integration Process .................... 18  
    3.3.1 Compilation (assembly) Stages ....................... 20  

4 **The mechanism of Data Flow Analysis** .................... 22  
  4.1 The Packet Processor ...................................... 22  
  4.2 Main Definitions .......................................... 23  
  4.3 Monitored Memory Regions ................................. 24  
  4.4 Predicting Data Propagation ............................... 25  
    4.4.1 Preparing the \{O^k_{in}, O^k_{out}\} variants .......... 26  
    4.4.2 Using the \{O^k_{in}, O^k_{out}\} variants .............. 29  
    4.4.3 Disputable Objects .................................... 31  

5 **Testimonials, Limitations and Potential Workarounds** ... 34  
  5.1 Memory Usage .............................................. 34  
    5.1.1 Memory Usage Caused by Module Loading .......... 34  
    5.1.2 Memory Usage Caused by Packet Recordings ....... 35  
  5.2 Speed Results ............................................. 36  
    5.2.1 Exporting performance ............................... 37  
    5.2.2 Virtual Code Integration Performance ............. 37  
    5.2.3 Analysis (Instrumentation) Performance ........... 38  
  5.3 Data Flow Analysis Interferences ......................... 40  
  5.4 Communication Method ..................................... 40  

6 **Transparency** ................................................ 42  

7 **Related Work** ............................................. 44  

8 **Future Work** ............................................... 45
1 Introduction

"You see, but you do not observe. The distinction is clear."
- Sherlock Holmes, A Scandal in Bohemia.

Examining data flow is one of the most fundamental and one of the hardest tasks involved in vulnerability research and the vulnerability localization process. Frequently, even if a vulnerability is found, for example a fuzzed file causes an access violation in the target application, tough questions still remain - Why did the generated data cause the application to fault? What was the influence of the generated data on the original application? More succinctly, what really happened? As modern applications become larger and more complex, the answers to these questions, in many cases, become respectively much harder too. Subsequently, the time required to fully identify a vulnerability has also increased significantly. So what about the appropriate answers? Can the data flow analysis provide them? - Yes! So, if it is such a simple one-word answer, where is the catch? - That’s a good question. Up until now there was no tool, to the authors knowledge, that was created specifically for facilitating vulnerability research. A tool which could automate analysis and output reliable results, in such a way that they could be easily processed. Even now, data flow analysis is still mostly based on manual work: spending days, weeks, months depending on the complexity of a program to fully understand and locate the answers to the questions mentioned above. SpiderPig can not totally automate this process either but it can dramatically decrease the time one must spend on manually performing the same analysis and it can return the results in a highly viewable, interactive graphical form.

At current state SpiderPig contains following features:

- operates on the binary level of any selected program
- low CPU usage\(^2\)
- good performance\(^2\)
- provides detailed informations about CPU context for each monitored thread and module
- asserts either a dynamic (real time - while program runs) or static (at any time) packet and data flow analysis

\(^2\)the results may vary, this will be further discussed in section 5
elastic and portable; exports, imports all important informations into/from the SQL database; working in network mode is also possible, furthermore all of the SpiderPig modules (see Figure 1) can work independently and are able to share data using the SQL database

- provides independent means for processing exported data (interactive clickable GUI, graph generation, code search at the instruction level)

- delivers full data propagation monitoring (includes monitoring of registers, eflags, memory regions; providing accumulative information about the history of data propagation and defined objects at any time of the analysis)

- monitors all data requests, like time and place of: creation, destruction, and reference

- provides easily customizable integration framework which allows additional code insertion at the instruction level and original code modification (that includes full customization of original application’s code, including deleting/exchanging/rewriting any particular instruction)

1.1 History

The general idea of the data flow tracer was bothering author since he has started digging into security research. There were a lot of different methods and approaches that were implemented in the past. Speaking about the results from the time perspective gives one main conclusion - the past methods author has used, produced either unstable results or so slow that practically not usable. Some of the previously used methods were:

1. partial or semi-full emulation (includes single stepping approach)

2. page access protection (page access interception)

3. breakpoints controlled execution (int3 / debug registers / Model Specific Registers (MSRs))

Almost all of the presented items caused very high CPU usage and significant slowdown of the original application performance. Furthermore item number 2 was not only causing major slowdown but was also responsible for unstable application’s behavior (specially when modifying the page protection of the stack space). Some of the listed techniques were mixed and used together, some were also customized for example by hooking (intercepting
and redirecting) KiUserExceptionDispatcher\textsuperscript{3} function instead of monitoring application exceptions indirectly from the debugger's loop. Even after performing those optimizations the results were still not enough satisfying.

At the time when author managed to finish the physical code integration engine\textsuperscript{4} for an old project called Aslan \cite{14} he didn't know similar approach (well in fact a little bit different) will be used in creating SpiderPig. When it comes to specifying the exact date of birth of the SpiderPig project there is no strict one. If anyone would ask how much time author spent on it, he would say few weeks - where of course planning and debugging part was the most time consuming.

1.2 Goals and usage

Main goal of the SpiderPig was to provide support for vulnerability researching process and also show how the data flow analysis can help in performing such tasks. Additionally it is a good example of cooperation between static and dynamic binary code analysis.

Author has successfully used SpiderPig for discovering and analyzing several software vulnerabilities. Sample video demo (tutorial) which describes the vulnerability identification process with help of SpiderPig is available on the project web site \cite{15}. The Integrator element from the Loader Module can be also used as a framework which allows injecting instrumentation code (or editing the original instructions) and it also may provide support for 3rd party plugins.

2 SpiderPig - Design and Implementation

SpiderPig is composed of three main modules. Each module is independent (it can basically work alone) and has a strictly assigned objective. SpiderPig is implemented as a standalone tool and unlike TaintCheck \cite{21} it doesn't depend on any additional binary instrumentation frameworks. Internal project composition is illustrated in Figure 1.

As you can see the composition includes three modules (SpiderPig Exporter, SpiderPig Loader, SpiderPig Results Processor) and a SQL database,

\textsuperscript{3}KiUserExceptionDispatcher is a function responsible for calling the user mode structured exception handler (SEH) dispatcher. See \cite{22, 20} for details.

\textsuperscript{4}Part of the Aslan tool that allows physical code integration into any particular binary Portable Executable (PE) file including rebuilding of import table, export table, reloc, tls, resource sections. The modified PE file preserves the properties of the original.

\textsuperscript{5}TaintCheck is implemented either in Valgrind \cite{12} or in DynamoRIO \cite{3} framework.
which is used for the data storage. This step makes SpiderPig portable and elastic. Moreover it also enables working in a network mode even when each of the presented modules (Figure 1) is being run on a different machine.

Next few sections will provide technical details about each of mentioned modules.

2.1 The Exporter Module

The SpiderPig Exporter Module as the name says is responsible for gathering, coding and exporting all necessary informations required by the two remaining modules (Loader Module (see subsection 2.2), Result Processor Module (see subsection 2.3)). In current state this module is a plugin for IDA Pro [19] (see item 1 for details). The module consists of parts illustrated in Figure 2.
element (not including the SQL database):

1. **External Disassembler**

   This element’s task is to deliver user specified disassembly for further processing. As it was mentioned before, currently the disassembly data is being imported from IDA Pro. This particular external disassembler was chosen because of couple of reasons:

   - world’s most popular disassembler
   - provides a very large degree of automatic code analysis and other important informations
   - highly interactive
   - works on multiple operating systems (Microsoft Windows, Linux, Mac OS X, Windows CE)
   - contains numerous support for very large number of processors and compilers
   - easily scriptable and provides excellent SDK
   - version 4.9 is available for free

   Even though IDA is the actual external disassembler of choice it is quite possible to use any other one which will provide informations on the similar level. Obtained data is being used in next element - **Data Parser**.

2. **Data Parser**

   This element is responsible for creating intermediate representation of each single instruction. This developed intermediate representation is stored in the **IR Capsule**, which makes it available for other elements.

3. **IR Capsule (map)**

   **IR (Intermediate Representation) Capsule** is a simple container designed for easy data storage and fast data reference. The data is stored in special format (representation) used in the rest of **SpiderPig** modules. The main purpose of this module is to provide necessary data for all requesting elements.

4. **Dataflow Region Creator**
Dataflow Region Creator is one of the most important elements in SpiderPig project. It is responsible for creating so called dataflow regions and extending actual intermediate representation of the selected instruction. Dataflow regions are special forms of code representation. Each of such regions may consist of 1 to N instructions, where \( N \in < 1, N_{\text{max}} > \) and \( N_{\text{max}} \) represents the total number instructions. Each dataflow region structure is a bit similar to a basic block\(^6\) structure but it includes few major exceptions. Those differences are necessary for performing the data analysis process. This will be further discussed in section 4.

5. **Internal Disassembler**

Internal Disassembler’s task is to provide special, extended information about selected instruction. This information includes details about destination objects, source objects and memory objects used by the instruction. Provided information is used in Dataflow Region Creator in the process of forming the dataflow regions. In the current implementation this element is an entirely standalone x86 disassembler. More detailed information about it’s capabilities will be presented in section 4.

6. **SQL Exporter**

This element is responsible for exporting all the previously prepared data from the IR Capsule to the SQL database. Current implementation uses MySQL [24] database together with MySQL library which provides the API for the communication purposes.

The testimonials describing the performance of exporting informations into the SQL database will be discussed in section 5.

**Module summary**  In short words Exporter Module is responsible for computing dataflow regions, gathering instructions information and exporting them to the SQL server.

\(^6\)Typical basic block contains set of instructions which have a single point of entry and a single point of exit for program control flow.
2.2 The Loader Module

This module is responsible for performing the data flow analysis of the selected program. It also the biggest part (heart) of SpiderPig project.

![Figure 3: Internal structure of SpiderPig Loader Module with marked directions of the data flow.](image)

In the current implementation this module is a plugin for OllyDbg [25], but it can be used almost with any other debugger or suitable tool. OllyDbg was chosen because of two facts - it provides excellent, intuitive graphical user interface (check item 1 - Front-End (User Interaction) description for details) and it is the most popular debugger nowadays.

Figure 3 shows the structure of SpiderPig Loader Module. As you can see it is build by six internal elements and three external ones (not including Shared Memory and Target Process blocks). All the elements are described as follows:

1. **Front-End (User Interaction)**

   This element is obliged to create easy and intuitive interface which will establish the communication between user and SpiderPig Loader. Current implementation uses OllyDbg [25] as the front-end element. Practically any other debugger is suitable.

   **Please note:** Although the debugger is used as the front-end element it doesn’t mean it is essential for the entire work of SpiderPig Loader. The debugger is used mainly as the interface and it can be detached - the analysis will still be performed without any problems. This element was mainly introduced for increasing the comfort of work.
2. **Data Reader (Importer)**

This element (also known as Data Importer) is responsible for retrieving all the necessary data from the SQL database. This data is then stored into the *Data Depot* - that makes it available for other elements in the module. The testimonials describing the performance of importing informations from the SQL database will be discussed in section 5.

3. **Integrator**

The *Integrator* is one of the most complex elements in the project. It is designed as a framework. It provides necessary means for additional virtual code integration. It also enables original code modification, like full customization of originally provided code, including deleting, exchanging or rewriting any particular instruction. It supports plugins. The integration process will be presented in section 3.

4. **Data Flow Block Creator**

This element is in fact a plugin for the previously mentioned integration framework. The main task of this part is to generate specific blocks of code into the provided instruction base. This will setup the internal communication between original application’s code and the *SpiderPig Injector*. This will be further discussed in section 4.

5. **Communication Server**

The *Communication Server* listens for communication requests on a specific channel\(^7\). This communication is performed between supervisor (*SpiderPig*) and the target process (application that is being analyzed). Specific packets (often referred as *rpackets*) are being sent through the mentioned channel. Entire communication is synchronized this protects from potential race conditions flaws. The final task of this element is to choose if the *Packet Processor* should process the packet in either dynamic or static way. The received packet becomes *Packet Processor*’s argument.

Furthermore *Communication Server* is capable of returning processed packets to the *Injector* element, in example this feature is used for giving back a typically modified CPU context data (basically a set of data

---

\(^7\)It is currently implemented as shared memory section.
essential for context switching task). However due to nature of this tool (which acts more like an observer) it is really insignificant and was disabled mainly because of performance purposes.

Proposed communication method together with a small comparison between other available communication methods will be presented in subsection 5.4.

6. **Packet Processor**

The *Packet Processor* is the heart of the data flow analysis process. It allows two types of packet processing:

- **static processing**

  This type allows the packets to be only gathered while the original target program runs. The packet analysis process starts at user request (typically after all important packets have been gathered). This solution very significantly increases the performance of analyzing the data flow of the target application (very low rate of slowdown is observed between clear application run and the run of monitored one).

- **dynamic processing**

  In this option packets are being processed on the fly (as the original program runs). Initially it was performed in real-time mode (target application’s execution was resumed after the process of packet analysis). However this type of action caused much larger slowdown rate, so in the current implementation the analysis is still performed as the original program runs, but it works in background (target application does not need to wait for the packet processing task to end). However the packet analysis still can be injected into original code flow, but of course this solution will be much slower.

Each packet is identified by a special, unique ID number. By default the ID unique can handle $2^{32}$ unique values but it can be extended to
cover $2^{64}$ possible values. Limitations, potential problems and possible workarounds for this implementation will be listed in section 5.

The sample comparison of those two methods (static and dynamic packet processing) will be discussed in section 5. The process of data flow analysis will be described more deeply in the separate section (section 4).

7. **Data Depot**

This is not a strictly formed element, it encompasses the most important data containers used in the SpiderPig Loader module. It's main task is to provide necessary data and additional storage place for other elements.

8. **Results Exporter**

The Results Exporter as the name says is responsible for exporting all the created (recorded) results into the SQL database. This makes the created data available for Results Processor Module or any other 3rd party software. The results are exported in highly processable form which describes almost every important state of analyzed code together with the additional information about data flow and it's propagation.

9. **Injector**

This part is injected into Target Process. This element’s main objective is to open the communication channel, prepare the synchronization objects and provide functions for the data transferring. The data will be send to the the Communication Server.

This element is also responsible for the context switching, but like it was mentioned earlier in Communication Server (item 5) due to nature of this tool it is currently disabled. At this point it mostly takes care about original CPU context value preserving.

10. **Shared Memory**

This element is in fact internal object provided by the operating system (in current implementation it is Microsoft Windows). Shared memory sections also known as file mapping objects are typically used to share a file or memory between two or more processes. In our case two shared memory sections are used:
(a) Code Section

This section is used to provide integrated code to the target process. It is created with a specific size and strict page protection options (typically they allow the section to be executed and read). This memory section is also baked by the system paging file.

(b) Communication Channel Section

This section is used as the communication channel. It is used by the Injector and Communication Server for transferring necessary data between themselves. This section is also baked by the system paging file and it is created with read-write page protection rights. This rights allow storing data to the section and reading data from it.

The comparison between using shared memory section and other available methods usable for interprocess communication will be presented in subsection 5.4.

11. Target Process

This is basically a process that is being analyzed. In currently supported operating system this is a Portable Executable [7] file designed to work in user mode (ring 3). For obvious reasons SpiderPig can’t work with self modifiable programs. This statement will be discussed in section 5.

Module summary In short words the Loader Module performs the data flow analysis of the target process and exports the results to the SQL server. To achieve its goals module uses informations previously exported by Exporter Module.

2.3 The Results Processor Module

The SpiderPig Results Processor Module is used for displaying and presenting recorded results. It is the most customizable part of the SpiderPig project. Following diagram (Figure 4) shows from which elements it is built:

The used elements are:

1. Front-End (browser)
It is a front-end (typically a web browser) chosen by the user. There are practically no limitations here, however it is advisable that the chosen browser should have a support for JavaScript and for processing dynamic html (DHTML) content.

2. **Web Server**

   This element is necessary for providing the communication between user and the rest of elements. In current implementation Apache [1] server is used, together with additional modules for PHP [9] (version 5.2.5) and additional modules for MySQL support. This element is also customizable, every other web server which provides necessary support for PHP and MySQL should be able to work correctly too.

3. **Report Generator**

   This part is responsible for generating reports from selected recordings. This element presents the recorded results in highly interactive form using intuitive graphical interface. It allows the user to travel through recorded packets and recorded results from the data flow process. It allows user to customize graphical skins which describe the output format and the design of the report.

4. **Graph Generator**

   The *Graph Generator* is using for graph generating. The created graph
is rendered by DOT [6]. It’s main task is to provide the visualization of
the data flow. Like every element listed here it can be also customized.

5. Results Finder

This element provides a very easy way to search for specified data
in recorded results. In current implementation it supports searching
for specified instruction in recorded packets and also linking the packet
to the specified monitored regions. Future versions should be able to
search by using different more advanced criteria.

Module summary The Results Processor is used for visualizing the results
of data flow analysis which are received from the SQL server. It also provides
a graphical interface for the user which allows the user to interact with the
gathered results.

3 Virtual Code Integration

Code manipulation is surely one of the most interesting fields of research.
Through all the past years many different approaches have been presented.
The code manipulation is rather a complex term and it also refers to other
sub-terms like: runtime code manipulation, binary instrumentation, binary
translation, dynamic compilation and so on. The code integration term seems
to be a sub-term of code manipulation. However it is bit hard to describe
it by the usage of other already presented sub-terms. Code integration pro-
vides support for code manipulation and binary instrumentation techniques.
However the terms like: runtime code manipulation or dynamic binary in-
strumentation does not really fit to the code integration process, it’s more
like a static binary instrumentation approach.

3.1 Definition of Code Integration

The term code integration is sometimes referred by using other terms like
binary code rewriting or as binary code manipulation. Since this entire terms
digression maybe not accurate at all author would like to notice he is re-
Ferring to code integration as a method of disassembling binary code, trans-
Iating it into some intermediate representation and finally assembling it (re-
translating) again to specific instruction set of the specified machine. From
the other hand this definition meets more or less the "The Proposed 1997
Architecture of a Retargetable Binary Translator" [18] too, however like it was stated earlier the code integration term will be further used.

3.2 Division of Code Integration

Speaking about code integration two additional sub-terms should be presented: Physical Code Integration and Virtual Code Integration. In this document all references to Physical Code Integration term describe a type of code integration which causes psychical changes of the modified file and it's internal format headers (typically this refers to Portable Executable file format). The Virtual Code Integration term describes a process where all the changes are done virtually without any interference to program’s format internals.

Author have implemented both types of presented here code integration types. The physical one was implemented in Aslan [14] where the virtual one is implemented in SpiderPig. The VCI method is easier and produces more stable results because of following properties:

- no modification of file format structure is needed

In Physical Code Integration together with the change of program’s code the internal Portable Executable file structure should be updated as well. This should include rebuilding the import table, export table, reloc, tls, resource sections and so on. VCI method don’t have to implement those additional techniques because they are simply not needed.

- no relocation of data is needed

The Virtual Code Integration method applied to SpiderPig does not need to recompile original program together with data. The original data used by the original application is stored in the exact place. This increases the stability of the integrated application also no special realign methods need to be applied unlike in the Physical Code Integration method.

3.3 The Virtual Code Integration Process

Virtual Code Integration process consists of three main steps:
1. **decompiling (disassembling)**

This step provides necessary information about the code which needs to be modified (in this case some basic intermediate representation of instructions is used). In the *SpiderPig* project this point is covered by *SpiderPig Exporter* module (see subsection 2.1). This is the most important step in the procedure. Provided information must be very reliable and any mistake about recognizing data as code or vice versa may be fatal. This assumption is one of the answers for a question why *dynamic binary instrumentation* software is typically far more reliable. However fortunately for us IDA brings very reliable disassembly and moreover it also allows the user to provide custom modifications (so-called interactive disassembler). Also some of the applications provide additional Program Database files (PDB [11]) which also help with the disassembling process. Furthermore the decompiling process is also assisted by the *SpiderPig Loader* (see *Data Reader* subsection 2.2) which reflects the changes done by the PE Loader to the original code (for example relocations and offsets modification).

2. **modifying**

This step is generally an entry for a plugin. At this point deleting, modifying, replacing any original code instruction is possible. Additional code can be injected as well to the original code flow. In the *SpiderPig* project the major modifications of the original code flow are done in the *Data Flow Block Creator* (see subsection 2.2).

3. **compiling (assembling)**

This item’s objective is to assemble the modified code in a way that the generated output will be still functional as the original code. This includes all further offsets fixing (absolute offsets, relative offsets) together with additional code expansion for example expanding short jumps or calls into a longer equivalent form. This will be further discussed in subsubsection 3.3.1.

The limitations, problems and potential workarounds for the *Code Integration* process will be described more deeply in the section 5.
3.3.1 Compilation (assembly) Stages

After the code is integrated it needs to be compiled (assembled) again into appropriate (usable) form. In SpiderPig this is done in two stages:

1. stage 1

This stage is responsible for expanding code instructions into a longer equivalent form and calculating new code locations if needed. It is obvious that every modification of the original code may highly disturb its integrity and further state. Stage 1 makes sure the integrity is preserved and all necessary fixes are made. This stage is also recursive which means when a code expansion happens the address values must be calculated one more time.

When it comes to instruction expansion process it is fairly easy since most of the IA-32 instructions that need to be expanded come with a longer form. For example JCC (Jump if Condition is Met) or normal JMP instructions have a short and long form of encoding. However this doesn’t apply to other potential troublesome instructions like: LOOP, LOOPE, LOOPNE, JECXZ which must be emulated and encoded with two or more correspondent instructions.

Only when stage 1 is completed, stage 2 can be executed.

2. stage 2

This stage gets executed only after completion of the previous stage. This increases the performance of the virtual code integration process since stage 1 is a recursive function unlike stage 2. This stage main objective is to fix and update all the offsets referenced by instructions this includes absolute offsets and relative offsets fixing together with Imported API functions addresses patching and so on. When this stage is ready the created data represents completely functional original code mixed with additional instructions.

Below a sample comparison between original code and a virtually integrated code (two nops after each instruction, no data offsets affected) is provided:

```
00401000 BB 05000000 MOV EBX,5
```
<table>
<thead>
<tr>
<th>Address</th>
<th>Opcode</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>00401005</td>
<td>6A 00</td>
<td>PUSH 0</td>
</tr>
<tr>
<td>00401007</td>
<td>68 23104000</td>
<td>PUSH 0401023</td>
</tr>
<tr>
<td>0040100C</td>
<td>B8 23104000</td>
<td>MOV EAX,00401023</td>
</tr>
<tr>
<td>00401011</td>
<td>50</td>
<td>PUSH EAX</td>
</tr>
<tr>
<td>00401012</td>
<td>6A 00</td>
<td>PUSH 0</td>
</tr>
<tr>
<td>00401014</td>
<td>E8 17000000</td>
<td>CALL &lt;JMP.&amp;USER32.MessageBoxA&gt;</td>
</tr>
<tr>
<td>00401019</td>
<td>4B</td>
<td>DEC EBX</td>
</tr>
<tr>
<td>0040101A</td>
<td>75 E9</td>
<td>JNZ SHORT 00401005</td>
</tr>
<tr>
<td>0040101C</td>
<td>6A 00</td>
<td>PUSH 0</td>
</tr>
<tr>
<td>0040101E</td>
<td>E8 13000000</td>
<td>CALL &lt;JMP.&amp;KERNEL32.ExitProcess&gt;</td>
</tr>
</tbody>
</table>

---

Listing 1: Original Code

<table>
<thead>
<tr>
<th>Address</th>
<th>Opcode</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>003D0002</td>
<td>BB 05000000</td>
<td>MOV EBX,5</td>
</tr>
<tr>
<td>003D0007</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0008</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0009</td>
<td>6A 00</td>
<td>PUSH 0</td>
</tr>
<tr>
<td>003D000B</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D000C</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D000D</td>
<td>68 23104000</td>
<td>PUSH 401023</td>
</tr>
<tr>
<td>003D0012</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0013</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0014</td>
<td>B8 23104000</td>
<td>MOV EAX,401023</td>
</tr>
<tr>
<td>003D0019</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D001A</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D001B</td>
<td>50</td>
<td>PUSH EAX</td>
</tr>
<tr>
<td>003D001C</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D001D</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D001E</td>
<td>6A 00</td>
<td>PUSH 0</td>
</tr>
<tr>
<td>003D0020</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0021</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0022</td>
<td>E8 14000000</td>
<td>CALL 003D003B</td>
</tr>
<tr>
<td>003D0027</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0028</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0029</td>
<td>4B</td>
<td>DEC EBX</td>
</tr>
<tr>
<td>003D002A</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D002B</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D002C</td>
<td>75 DB</td>
<td>JNZ SHORT 003D0009</td>
</tr>
<tr>
<td>003D002E</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D002F</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0030</td>
<td>6A 00</td>
<td>PUSH 0</td>
</tr>
<tr>
<td>003D0032</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0033</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0034</td>
<td>E8 0A000000</td>
<td>CALL 003D0043</td>
</tr>
<tr>
<td>003D0039</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D003A</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D003B</td>
<td>FF25 49003D00</td>
<td>JMP DWORD PTR DS:[3D0049]</td>
</tr>
<tr>
<td>003D0041</td>
<td>90</td>
<td>NOP</td>
</tr>
<tr>
<td>003D0042</td>
<td>90</td>
<td>NOP</td>
</tr>
</tbody>
</table>

21
Listing 2: Virtually Integrated Code

The red color indicates a changed offset, the blue one indicates the constant one (in this case doesn’t require fixing but for example in Physical Code Integration case it would be fixed too). Both codes provide the same functionality even if it is not visible at first glance.

4 The mechanism of Data Flow Analysis

Data flow analysis is the second most important thing in SpiderPig project. The data flow analyzer must be able to detect any memory references (usage) and moreover be able to predict it’s further propagation. This chapter should introduce general techniques used in SpiderPig. The definitions, algorithms are represented in abstract form. Please note that not every aspect of the data flow analysis will be briefed deeply.

4.1 The Packet Processor

Packet Processor is a part of SpiderPig Loader module and also the heart of data flow analysis. Please remember that generating Dataflow Regions, disputable objects, instruction descriptors and also the in-out variants objects are created only once in SpiderPig Exporter module - Packet Processor just uses the data. The data flow analysis is performed in the following way (for every processed packet):

```
GetThreadData();
if PredictableInstruction then
    ProcessStandardInstruction();
else
    ProcessNonStandardInstruction();
end
if PossibleFurtherDataPropagation then
    ProcessInOutVariants();
    if DisputableObject then ProcessDisputableObject();
end
```

Algorithm 1: Pseudo algorithm used for performing the task of data analysis.

Where:
• **PredictableInstruction** describes a typical instruction which uses memory operand.

• **ProcessStandardInstruction** is a function responsible for analyzing the data flow process within a specific instruction which can be fairly easily predicted (MOV, XOR, ADD and so on but of course they must use a memory operand).

• **ProcessNonStandardInstruction** refers to instructions which are not easily predictable but they are also using memory operands. For example instructions like: MOVSB, STOSB, LODSB etc.

• **PossibleFurtherDataPropagation** states that there is a further data propagation possible within the **Dataflow Region**.

• **ProcessInOutVariants** is a function designed for calculating the data propagation within a Dataflow Region the details are presented in sub-subsection 4.4.2.

• **DisputableObject** indicates that there is a possible disputable object.

• **ProcessDisputableObject** is a function that processes the disputable object (see subsubsection 4.4.3 for details).

### 4.2 Main Definitions

In order to employ the techniques described in this section, there are a few definitions about the process that should be introduced. Notations presented below are custom.

**Definition 1** ($\mathcal{O}_{\text{arch}}$). Let $\mathcal{O}_{\text{arch}}$ be an abstract object and also let $\mathcal{O}_{\text{arch}}$ be described as follows: $\mathcal{O}_{\text{arch}} = \{o_1, o_2, o_3, ..., o_n\}$. Where every element of the set represents internal element of a specified CPU architecture and also every element may represent a further subset.

For example in IA-32 architecture this object would be defined as follows:

$$\mathcal{O}_{IA-32} = \{o_{eax}, o_{ebx}, o_{ecx}, o_{edx}, ..., o_{xmm0}, o_{xmm1}, ..., o_{df}, o_{of}\}$$

where $o_{eax} = \{o_{high}, o_{ax}\}$ ∧ $o_{ax} = \{o_{ah}, o_{al}\}$ (...)

23
In current IA-32 implementation all general registers, XMM registers, MMX registers, ST (FPU) registers, debug registers, control registers and all user-mode flags are elements of $\mathcal{O}_{IA-32}$.

**Definition 2** ($\mathcal{O}_{src}^i$ and $\mathcal{O}_{dest}^i$). The $\mathcal{O}_{src}^i$ and $\mathcal{O}_{dest}^i$ are called $i$-instruction descriptors. Where $\mathcal{O}_{src}^i$ and $\mathcal{O}_{dest}^i \subseteq \mathcal{O}_{arch}$. See Proposition 1 for details.

**Definition 3** ($\mathcal{D}_{dr}$ - Dataflow Region). The Dataflow Region structure is very similar to basic block structure, with one main exception - every instruction that refers to memory location (in a direct or indirect way) must be treated as terminator of the current Dataflow Region and potential start of the next one. Each Dataflow Region should be considered as side-effect free. Also unlike normal basic blocks the Dataflow Regions contain information essential for predicting data propagation (see subsection 4.4 for details).

**Definition 4** ($\mathcal{O}_{disputable}$). $\mathcal{O}_{disputable}$ is called a disputable object and it may occur within every Dataflow Region. Disputable object represents colliding elements within group of $\mathcal{O}_{dest}^i$ objects ($\mathcal{O}_{dest}^i \subseteq \mathcal{O}_{arch}$). Please refer to subsection 4.4.3 for details.

**Definition 5** ($\mathcal{P}_{mr}$). $\mathcal{P}_{mr}$ is called a monitored memory region set. Monitored memory regions contains list of request, child and information about instructions that created or destroyed the actual monitored memory region.

**Definition 6** ($\mathcal{O}_{defined}$). $\mathcal{O}_{defined}$ is called a defined object. A defined object is a set of elements which are marked as tainted in the current analysis (in this paper "defined" has the exact meaning as "tainted").

### 4.3 Monitored Memory Regions

As it was previously stated monitored memory region is a region which was previously defined (tainted). To achieve fast access to monitored memory regions a mechanism similar to Shadow Memory [21] is provided. The main idea of the shadow memory is to track the taint status of every byte in the specified memory space. Every change of state of the original memory user is interested in, causes the change of the corresponding shadow memory location. SpiderPig monitored memory regions include information about the packets and instructions which created, reference or deleted the specified region together with lists of child regions. This provides the researcher all the necessary information for performing future analysis.
4.4 Predicting Data Propagation

In this section general propositions regarding the data flow analysis and propagation process will be introduced. Methods presented in this section can be treated as an symbolic execution approach, where the main idea is to use symbolic values instead of actual data together with representing program variables as symbolic expressions.

**General Propagation Policy:**

Every element created by the previously defined element (no matter if it was a register or memory) should be marked as a defined element also. However as further deliberations will show some exceptions states are needed to be taken into consideration.

**Proposition 1** Every instruction can be statically described by two main objects: $O_{src}$ and $O_{dest}$ (see Definition 2 for details). Where $O_{src}$ describes the source object used by the instruction and $O_{dest}$ represents the destination object also used by the instruction.

For example Table 1 shows sample representation for a few of IA-32 instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>$O_{src}$</th>
<th>$O_{dest}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. mov ebx,eax</td>
<td>$o_{eax}$</td>
<td>$o_{ebx}$</td>
</tr>
<tr>
<td>2. adc ebx,eax</td>
<td>$o_{ebx}, o_{eax}, o_{cf}$</td>
<td>$o_{ebx}, o_{af}, o_{zf}, o_{cf}, o_{pf}$</td>
</tr>
<tr>
<td>3. fxch st4</td>
<td>$o_{st0}, o_{st4}$</td>
<td>$o_{st0}, o_{st4}$</td>
</tr>
<tr>
<td>4. push 11223344h</td>
<td>$o_{esp}$</td>
<td>$o_{esp}$</td>
</tr>
<tr>
<td>5. nop</td>
<td>$\emptyset$</td>
<td>$\emptyset$</td>
</tr>
</tbody>
</table>

Table 1: Sample $O_{src}$ and $O_{dest}$ representations for some of the IA-32 instructions.

**Proposition 2** Data propagation within the Dataflow Region can be predicted and statically described by providing k pairs of objects: $\{O_{in}^k, O_{out}^k\}$.

Generally there are two ways of predicting the data propagation within the block of instructions. First way is to instrument every instruction that is marked as crucial for the data propagation process. Typically this includes

---

12SpiderPig does not care about the state of $C0, C1, C2, C3$ flags.

13Because empty set is also a subset of $O_{arch} (\emptyset \subset O_{arch})$.
instrumentation of every instruction that refers to memory (in a direct or indirect way) or uses internal CPU structures (like registers, flags etc.). The second way is to predict the data propagation via using $k$ pairs of specified objects - $\{O^k_{\text{in}}, O^k_{\text{out}}\}$. This approach eliminates the necessity of instrumenting every instruction within the instruction block.

4.4.1 Preparing the $\{O^k_{\text{in}}, O^k_{\text{out}}\}$ variants

Current question is: How to correctly describe the data propagation within a Dataflow Region only by using $k$ pair of objects? In order to make this idea usable a proper formula (algorithm) must be presented. The $\{O^k_{\text{in}}, O^k_{\text{out}}\}$ variants objects are generated only once inside of the SpiderPig Export module. The algorithm used for generating the variants is shown below (see Algorithm 2). Where it’s input and output parameters are:

- (Input) $D_{\text{dr}}, O^i_{\text{dest}}, O^i_{\text{src}}$ are the objects presented in Definition 2 and Definition 3.
- (Input) $O_{\text{dest\_full}}$ is basically a $\bigcup_{i=0}^{i_{\text{max}}} \{O^i_{\text{dest}}\}$, where $i_{\text{max}}$ indicates the number of instructions located in Dataflow Region.
- (Output) $O^k_{\text{in}}, O^k_{\text{out}}$ are the generated variants and $k$ indicates the number of generated variants.
Input: $D_{dr}$, $O_{dest}^i$, $O_{src}^i$, $O_{dest\text{ full}}$.
Output: $O^k_{in}$, $O^k_{out}$, $k$.

$O_{done} = \emptyset$;
k $\leftarrow 0$;

foreach instruction $i$ of $D_{dr}$ do
    while ($O_{single} = \text{GetSingleElement}(O^i_{src})$) do
        if (($O_{single} \cap O_{done} \neq \emptyset$) then continue;
        $O_{in} \leftarrow O_{single}$;
        $O_{out} \leftarrow O_{single}$;
        foreach instruction $j$ of $D_{dr}$ do
            if (($O_{out} \cap O^j_{src} \neq \emptyset$) then
                $O_{out} \leftarrow O_{out} \cup O^j_{dest}$;
            else
                $O_{out} \leftarrow O_{out} \setminus O^j_{dest}$;
            end
            if ($O_{out} = \emptyset$) then break;
        end
        $O_{done} \leftarrow O_{done} \cup O_{single}$;
        if ($O_{out} \neq \emptyset$) then
            $O_{dest\text{ full}} \leftarrow O_{dest\text{ full}} \setminus (O_{out} \cup O_{single})$;
            if ($O_{in} \neq O_{out}$) then
                $O_{k}^{out} \leftarrow O_{out}$;
                $O_{k}^{in} \leftarrow O_{in}$;
                $k \leftarrow k + 1$;
            end
        end
    end
if ($O_{dest\text{ full}} \neq \emptyset$) then
    $O_{k}^{in} \leftarrow O_{dest\text{ full}}$;
    $O_{k}^{out} \leftarrow \emptyset$;
    $k \leftarrow k + 1$;
end

Algorithm 2: Algorithm used for calculating possible ways of data propagation and generating $O^k_{in}$ and $O^k_{out}$ variants for a specified Dataflow Region (basic version).

Please note: Presented algorithm is an abstract and limited representation of the algorithm implemented in SpiderPig which additionally provides
support for such IA-32 instructions like CMOVCC, FCMOVCC or SETCC. Also special care is taken for a specified IA-32 idioms like XOR REG, REG which always zeroes the destination register regardless of the original REG value. For such instructions the object which describes the source object used by the instruction \(O_{src}^i\) is nullified. That means that the destination object is always lost (because it does not depend on the source object).

**Example output:** Consider following block of pseudo-instructions which are located in a single *Dataflow Region*:

\[
\begin{align*}
  \text{ADD EAX, DWORD PTR [memory]} \\
  \text{ADD EBX, EAX} \\
  \text{ADD ECX, EBX}
\end{align*}
\]

Listing 3: Sample code block.

And the generated \(O_{in}^k\) and \(O_{out}^k\) are:

<table>
<thead>
<tr>
<th>(k)</th>
<th>(O_{in}^k)</th>
<th>(O_{out}^k)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>{o_eax}</td>
<td>{o_eax, o_ecx, o_ebx, o_cf, o_pf, o_af, o_zf, o_sf, o_of}</td>
</tr>
<tr>
<td>1</td>
<td>{o_ebx}</td>
<td>{o_ecx, o_ebx, o_cf, o_pf, o_af, o_zf, o_sf, o_of}</td>
</tr>
<tr>
<td>2</td>
<td>{o_ecx}</td>
<td>{o_eax, o_cf, o_pf, o_af, o_zf, o_sf, o_of}</td>
</tr>
</tbody>
</table>

Table 2: Sample generated \(O_{in}^k\), \(O_{out}^k\) variants.

Let's take more complex example (please don't care about the logic here, it is just to show the general concept):

\[
\begin{align*}
  \text{ADD EDX, [DELTA]} \\
  \text{MOV ESI, EAX} \\
  \text{MOV EDI, ESI} \\
  \text{SHL ESI, 4} \\
  \text{SHR EDI, 5} \\
  \text{XOR EDI, ESI} \\
  \text{ADD EDI, EAX} \\
  \text{MOV ESI, EDX} \\
  \text{SHR ESI, 11} \\
  \text{AND ESI, 3}
\end{align*}
\]

Listing 4: Fragment of XTEA block cipher implementation.

And the generated \(O_{in}^k\) and \(O_{out}^k\) are:

And the last example (treat SETZ instruction as a bonus):
Table 3: Sample generated $\mathcal{D}^k_{in}$, $\mathcal{D}^k_{out}$ variants.

\begin{table}[h]
\centering
\begin{tabular}{|c|c|}
\hline
$k$ & $\mathcal{D}^k_{in}$ & $\mathcal{D}^k_{out}$ \\
\hline
0 & $\{o_{eax}\}$ & $\{o_{eax}, o_{edi}\}$ \\
1 & $\{o_{edx}\}$ & $\{o_{edx}, o_{esi}, o_{cf}, o_{pf}, o_{af}, o_{zf}, o_{sf}, o_{of}\}$ \\
2 & $\{o_{edi}\}$ & $\{\emptyset\}$ \\
\hline
\end{tabular}
\caption{Table 3: Sample generated $\mathcal{D}^k_{in}$, $\mathcal{D}^k_{out}$ variants.}
\end{table}

And the generated $\mathcal{D}^k_{in}$ and $\mathcal{D}^k_{out}$ are:

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|}
\hline
$k$ & $\#I$ & $\mathcal{D}^k_{in}$ & $\mathcal{D}^k_{out}$ \\
\hline
0 & $\#I$ & $\{o_{eax}\}$ & $\{o_{eax}\}$ \\
1 & $\#I$ & $\{o_{edx}\}$ & $\{o_{edx}, o_{esi}, o_{cf}, o_{pf}, o_{af}, o_{zf}, o_{sf}, o_{of}\}$ \\
2 & $\#I$ & $\{o_{edi}\}$ & $\{\emptyset\}$ \\
\hline
\end{tabular}
\caption{Table 4: Sample generated $\mathcal{D}^k_{in}$, $\mathcal{D}^k_{out}$ variants.}
\end{table}

As it was shown, presented algorithm is capable of describing a specified Dataflow Region with a $k$ pair of objects \{$\mathcal{D}^k_{in}$, $\mathcal{D}^k_{out}$\}. Please also consider the fact that for some Dataflow Regions there will be no generated objects at all, that mostly depends on the types of instructions used in the block. Also please note this specific method must be used in a specific way to bring correct results. The usage of this technique will be further discussed in subsection 4.4.2.

4.4.2 Using the \{$\mathcal{D}^k_{in}$, $\mathcal{D}^k_{out}$\} variants

At this point the \{$\mathcal{D}^k_{in}$, $\mathcal{D}^k_{out}$\} variants were generated but the mechanism for using them was not introduced yet. In other words SpiderPig must know how to predict what would be the final (output) set $\mathcal{D}_{definedY}$ when the input was $\mathcal{D}_{definedX}$, so basically how to determine the out defined object’s...
elements basing on the \{\mathcal{O}_\text{in}^k, \mathcal{O}_\text{out}^k\} variants?

Figure 5: If \(X\) is the input how the output (\(Y\)) would look like?

Let's take a one more look to following code (it was already presented above):

\begin{verbatim}
M O V E A X, [D E L T A]
M O V E B X, E A X
X O R E A X, E A X
S U B E D I, E B X
S U B E D X, E A X
T E S T E D X, E D X
S E T Z C L
M O V E D I, 1 2 3 4 5 6 7 h
\end{verbatim}

Listing 6: Sample code block.

Now get back to the \(\mathcal{O}_\text{in}^k\) and \(\mathcal{O}_\text{out}^k\) variants described in Table 4, they should be read as follows:

1. Variant: If \(o_{eax} \in \mathcal{O}_\text{def}^*\) \(\rightarrow \mathcal{O}_\text{def} = \mathcal{O}_\text{def} \cup \{o_{ebx}\}\).

2. Variant: If \(o_{edx} \in \mathcal{O}_\text{def}^*\) \(\rightarrow \mathcal{O}_\text{def} = \mathcal{O}_\text{def} \cup \{o_{edx}, o_{cl}, o_{cf}, o_{pf}, o_{af}, o_{zf}, o_{sf}, o_{of}\}\).

3. Variant: If \(o_{edi} \in \mathcal{O}_\text{def}^*\) \(\rightarrow \text{do nothing}\).

Please treat \(\text{def}\) as a synonym of \textit{defined} (for example: \(\mathcal{O}_\text{def}\) and \(\mathcal{O}_\text{defined}\) etc).

Where on input:

1. \(\mathcal{O}_\text{def}\) is a copy of \(\mathcal{O}_\text{def}\) and it consist of defined elements in the current moment.

2. \(\mathcal{O}_\text{def} = \mathcal{O}_\text{def} \setminus \bigcup_{i=0}^{k_{\text{max}}} \{\mathcal{O}_\text{in}^i, \mathcal{O}_\text{out}^i\}\), where this step is performed after \(\mathcal{O}_\text{def}\) is initialized.
So it simply means if on input \( o_{eax} \in \mathbb{O}_{def}^* \) then \( \mathbb{O}_{def} = \mathbb{O}_{def} \cup \{o_{ebx}\} \) (please note that \( o_{eax} \notin \mathbb{O}_{def} \)), but if this condition will not be met (\( o_{eax} \notin \mathbb{O}_{def}^* \)) then \( \mathbb{O}_{def} = \mathbb{O}_{def} \setminus \{o_{eax}, o_{ebx}\} \), because \( \mathbb{O}_{def} \) was properly changed already (see \( \mathbb{O}_{def} \) definition on input). Following algorithm (Algorithm 3) illustrates the technique together with history list support:

**Algorithm 3**: Algorithm used for predicting data propagation basing on \( \mathbb{O}_{in}^k, \mathbb{O}_{out}^k \) and \( \mathbb{O}_{defined} \) objects of specified Dataow Region.

### 4.4.3 Disputable Objects

As it was mentioned before *SpiderPig* is capable of calculating the data propagation. It means that if instruction \( x \) will initialize element \( o_{def}^* \) by referencing to a specified monitored memory region \( p_{mr} \) then any further element created by \( o_{def}^* \) in a direct or indirect way will be also analyzed. Of course the newly created \( o_{def}^* \) element will be marked as a child of \( p_{mr} \). But lets consider a more untypical situation, lets look to the following line of code:

```
ADD ECX, EBX
```

As you can see it is a simple addition operation. Two general cases exist (for a defined object situation):

<table>
<thead>
<tr>
<th>Input: ( \mathbb{H}, \mathbb{O}<em>{defined}, \mathbb{O}</em>{in}^k, \mathbb{O}<em>{out}^k, k</em>{max} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output: ( \mathbb{H}, \mathbb{O}_{defined}^* )</td>
</tr>
</tbody>
</table>

\[
\begin{align*}
\mathbb{H}_* & \leftarrow \mathbb{H}; \\
\mathbb{O}_{defined}^* & \leftarrow \mathbb{O}_{defined}; \\
\mathbb{O}_s & \leftarrow (\bigcup_{i=0}^{k_{max}} \{\mathbb{O}_{in}^i, \mathbb{O}_{out}^i\}); \\
\mathbb{O}_{defined} & \leftarrow \mathbb{O}_{defined} \setminus \mathbb{O}_s; \\
& \text{EraseObjFromHistoryList}(\mathbb{H}, \mathbb{O}_s); \\
& \text{for } i = 0 \text{ to } k_{max} \text{ do} \\
& \quad \text{if } ((\mathbb{O}_{in}^i \cap \mathbb{O}_{defined}^*) \neq \emptyset) \land (\mathbb{O}_{out}^i \neq \emptyset) \text{ then} \\
& \quad \quad \mathbb{H}_o = \text{GetObjHistoryList}(\mathbb{H}_*, \mathbb{O}_{in}^i); \\
& \quad \quad \text{SetObjHistoryList}(\mathbb{H}_o, \mathbb{O}_{out}^i); \\
& \quad \quad \mathbb{O}_{defined} \leftarrow \mathbb{O}_{defined} \cup \mathbb{O}_{out}^i; \\
& \quad \text{end}
\end{align*}
\]

---

31
1. if \((o_{ebx} \in O_{defined}) \rightarrow O_{defined} = \{o_{ebx}, o_{ecx}\}\).

2. if \((o_{ecx} \in O_{defined}) \rightarrow O_{defined} = \{o_{ecx}\}\).

But what if those cases are both true at the same time? As it was previously mentioned \(\forall (o_{def} \in O_{defined}) \exists H_{o_{def}}\), where \(H\) is called history of parents (contains the list of parents which created specified element). Generally if those two cases would be true at the same time one of the parents would be not stored into the \(H\). So in conclusion one parent object will be omitted, that means that the results wouldn’t show that \(o_{ecx}\) was partially created by \(o_{ebx}\) (by the parent of \(o_{ebx}\) to be strict). From a vulnerability researcher point of view this is often a terrible mistake. To resolve this issue a disputable object \(O_{disputable}\) was introduced. Following algorithm (Algorithm 4) is used for calculating the \(O_{disputable}\):

**Input:** \(O^{k}_{in}, O^{k}_{out}, k_{max}\).

**Output:** \(O_{disputable}\).

\[
O_{disputable} = \emptyset;
\]

for \(i = 0\) to \(k_{max}\) do

\[
\text{for } j = 0\text{ to } k_{max}\text{ do}
\]

\[
\text{if } ((i \neq j) \land ((O^{i}_{out} \cap O^{j}_{out})) \neq \emptyset) \text{ then}
\]

\[
O_{disputable} = O_{disputable} \cup (O^{i}_{out} \cap O^{j}_{out});
\]

end

end

Algorithm 4: Algorithm used for calculating \(O_{disputable}\) object for a specified Dataflow Region.

<table>
<thead>
<tr>
<th>(k)</th>
<th>(O^{k}_{in})</th>
<th>(O^{k}_{out})</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>{o_{ecx}}</td>
<td>{o_{ecx}, o_{cf}, o_{pf}, o_{af}, o_{zf}, o_{sf}, o_{zf}, o_{af}}</td>
</tr>
<tr>
<td>1</td>
<td>{o_{ebx}}</td>
<td>{o_{ecx}, o_{ebx}, o_{cf}, o_{pf}, o_{af}, o_{zf}, o_{sf}, o_{zf}, o_{af}}</td>
</tr>
</tbody>
</table>

Table 5: Sample generated \(O^{k}_{in}, O^{k}_{out}\) variants applied as a part of input data for Algorithm 4.

In our case it will produce following \(O_{disputable}\)\(^{14}\):

\(^{14}\)Please note that in the current implementation CPU flags are not considered as elements of \(O_{disputable}\), mostly because of performance reasons and lack of worthwhileness.
In other words it means that every time SpiderPig will face such situation while doing the data flow analysis it would consider joining $n$ history lists of parent objects into a separate history list specially for a disputable element. Because of this no potential parent object will be lost. So for example if SpiderPig will take and try to analyze this block of code:

```
MOV ECX, DWORD PTR DS:[401015]
MOV EBX, DWORD PTR DS:[401019]
ADD ECX, EBX
MOV DWORD PTR DS:[40101D], ECX
```

With the assumptions that at the start $P_{mr} = \{p_{mr401015}, p_{mr401019}\}$, new element of $P_{mr} - (p_{mr40101D})$ will be obtained, where it’s parents are illustrated in the Figure 6:

![Figure 6: Sample graph illustrating the relation between child object and parent objects before and after resolving the disputable object situation.](image)

The algorithm that handles the disputable objects was presented below (Algorithm 5):
Algorithm 5: Algorithm used for management of history lists for $O_{disputable}$ objects of a specified Dataflow Region.

5 Testimonials, Limitations and Potential Workarounds

This section will try to describe all the limitations and problems which have appeared while developing SpiderPig. Together with the problems potential workarounds will be provided too. Problems described here involve such areas like: memory usage, speed and reliability. Additional testimonials will be also provided.

Current tests were performed with custom build of SpiderPig with partially disabled FPU, SSE, MMX analysis support.

5.1 Memory Usage

Memory usage is often a very important factor. In this section evaluation of memory usage caused by SpiderPig will be presented. This section was split by two separate issues, which were found the most challenging when it comes to memory requirements.

5.1.1 Memory Usage Caused by Module Loading

Memory usage heavily depends on one main factor: the number of selected modules for analysis or to be more specific their’s code size. Following example (Table 6) shows memory used for loading three common libraries:

Where:

- columns: $\{MU_i, MU_{ire}, MU_{imr}, Total\}$ are expressed in Megabytes [MB] of memory. This values don’t include containers internal size.
Table 6: SpiderPig Loader’s memory usage in example of three common modules.

- $I_{count}$ is the number of instruction found in the module.
- $MU_i$ represents total memory size occupied by every single instruction in other words this is the sum of instructions length.
- $MU_{ir}$ is the total size of memory used for describing all of the module instructions (intermediate instruction representation).
- $MU_{inv}$ represents the size of memory used for storing the region information (see Dataflow Region Creator subsection 2.1 for details).

Note: The memory required for additional "code lands" insertion is not included in the presented calculations. However the conclusion presented below is still applied.

**Conclusion:** In typical situation only one up to a few modules are provided for analysis (loaded), in this case SpiderPig should handle them without any major memory usage (of course memory resources highly depend on the actual machine configuration and it’s state).

**Future Workaround:** Even though the memory usage in this case is not a big issue there is an example solution for decreasing it’s usage. Instead of loading whole modules the researcher may select only a procedure he wants to analyze. Due to that fact only the selected piece of code will be loaded (of course together with all the code references from inside of it). This solution may limit the memory usage and moreover speed up the integration process. This solution should be surely taken into consideration in further SpiderPig releases (see Future Work - section 8).

### 5.1.2 Memory Usage Caused by Packet Recordings

As it was stated before in Communication Server, Packet Processor description (subsection 2.2) specified packets are being recorded while analyzing
the target application. Each packet is identified by a specific ID number. In theory up to 4294967295\(^{15}\) possible packets can be stored. In previous implementation recorded packets were stored into the heap space. Typically each packet is 60 bytes long, so as an example for 100000 packets 6MB of additional heap memory would be needed. However the idea of storing recorded packets in a heap space was abandoned mostly because it was slow. Instead it was decided to store the recorded packets directly into a mapped file. This has one big advantage - speed. The packet storage operation is performed by the \textit{SpiderPig Injector} unlike in the previous implementation - the \textit{SpiderPig Server}. This greatly increases the final performance. However the bad sides of this solution is that memory mapped files can’t grow up (the mapped size is strictly limited, no easy resize operation can be performed) and they disturb the program address space. In current implementation the mapped file reserved for packet storage is a 50MB file (should be able to cover about 833333 packets). Few future workaround ideas have been presented below.

\textbf{Conclusion:} Typically the number of recorded packets is not even close to 100000 (6MB of memory needed) in the directed research, so the memory exhaustion problem is not an important issue, however like it was previously mentioned that mostly depends on the actual machine state and configuration). Potential workarounds ideas have been provided.

\textbf{Future Workaround:} For larger number of packets a larger memory mapped file should be provided. Since this may greatly affect the program’s address space only a needed fragment of file should be mapped at once. This solution would require creating a custom memory manager which will provide necessary interface for facing such situations.

\subsection*{5.2 Speed Results}

Following subsection will provide speed results for the most important parts of \textit{SpiderPig}. In some cases potential speedup workarounds will be provided.

All the tests were performed on laptop with Intel T7200 2GHz processor and 2GB of RAM memory. MySQL server is installed on the same machine.

\footnote{Actually there is no strict limit, this value is a default range and it is typically enough.}
5.2.1 Exporting performance

This section will provide example results of SpiderPig Exporter module work. As it was mentioned in subsection 2.1, SpiderPig Exporter is responsible for gathering, coding and exporting all necessary informations required by the two remaining modules. Following table (Table 7) shows the results for exporting three common Windows modules:

<table>
<thead>
<tr>
<th>Module</th>
<th>Records</th>
<th>Size in database [MB]</th>
<th>Time elapsed [s]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. KERNEL32.DLL</td>
<td>~135303</td>
<td>~17.5</td>
<td>23.162298</td>
</tr>
<tr>
<td>2. USER32.DLL</td>
<td>~118815</td>
<td>~14.528</td>
<td>22.168556</td>
</tr>
<tr>
<td>3. GDI32.DLL</td>
<td>~88265</td>
<td>~10.432</td>
<td>19.594906</td>
</tr>
</tbody>
</table>

Table 7: SpiderPig Exporter’s results for exporting three common modules.

5.2.2 Virtual Code Integration Performance

Code Integration process enables original code modification, like full customization of originally provided code, including deleting, exchanging or rewriting any particular instruction. All of the necessary instructions are stored in the special representation form. This form is saved in a special list. Typically each instruction is one element in the list. The lists are mostly used for recalculating virtual addresses (for searching purposes a map container (balanced binary tree) is provided). The entire Virtual Code Integration process requires the list to be iterated at least two times. The upper border differs and mostly depends on the instructions characteristics. Iterating over the list takes linear time, in other words the required time is directly proportional to the number of elements in list. Table 8 shows the results depending on the size of the list:

<table>
<thead>
<tr>
<th>Case</th>
<th>N_f [#]</th>
<th>T_{if} [s]</th>
<th>T_{s1} [s]</th>
<th>T_{s2} [s]</th>
<th>T_{total} [s]</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_1</td>
<td>493298</td>
<td>0.176340</td>
<td>0.100890</td>
<td>0.041941</td>
<td>0.3192</td>
</tr>
<tr>
<td>C_2</td>
<td>904594</td>
<td>0.333504</td>
<td>0.188808</td>
<td>0.081884</td>
<td>0.6042</td>
</tr>
<tr>
<td>C_3</td>
<td>1193877</td>
<td>0.433810</td>
<td>0.237508</td>
<td>0.101464</td>
<td>0.7728</td>
</tr>
</tbody>
</table>

Table 8: Virtual Code Integration results depending on the number of elements in list.

Where:

- N_f is the final number of elements stored in list.
• $T_d$ represents the time elapsed for generation and inserting data flow code lands.

• $T_{s1}$ is the time elapsed for performing stage 1 of virtual code integration process (see section 3 for details).

• $T_{s2}$ is the time elapsed for performing stage 2 of virtual code integration process (see section 3 for details).

• $T_{total}$ is the total time elapsed (sum of $T_d$, $T_{s1}$ and $T_{s2}$).

• $C_1$ is an example case where only instructions from KERNEL32.DLL are integrated.

• $C_2$ is an example case where only instructions from KERNEL32.DLL and USER32.DLL are integrated.

• $C_3$ is an example case where only instructions from KERNEL32.DLL, USER32.DLL and GDI32.DLL are integrated.

**Conclusion:** It is undeniable fact that lists are not the fastest containers when it comes to iterating through all elements. From the other hand lists provide efficient moving, insertion and element removal anywhere in the container (constant time) - that is really necessary for code integration process. Like every solution this one also have good and bad sides. As sample results showed (Table 8) this solution is still highly usable and in typical work it plays out quite well. Anyway potential future workarounds have been provided as well.

**Future Workaround:** The most general solution would be to limit the number of instructions applied for code integration. Like it was already mentioned: instead of loading whole modules the researcher may select only a procedure he wants to analyze. This should decrease the list elements and speedup the whole process.

### 5.2.3 Analysis (Instrumentation) Performance

First of all it’s hard to compare *SpiderPig* between any already known instrumentation software. That’s because *SpiderPig* was designed as a specific tool and for specific objectives. The Virtual Code Integration process itself does not cause any slowdown in program working, mostly because the integrated code is almost identical with original one. Integrated code runs near
the native speed of original application. In fact it is always faster than any DBI approach but this discussion will be not continue in this work, because like it was earlier mentioned those two approaches should be completely separated. Due to the reasons explained above only a simple test was performed.

Test application’s performance

A simple application was used to perform performance test between SpiderPig, DynamoRIO Plugin and OllyDbg RunTrace. Sample program’s algorithm was to perform a simple bubble sort for the 1000 same numeric elements and measure the time between the start of the sorting procedure and the end of it. The task of the analysis was to gather and save a CPU context for each executed instruction. For each case the analysis was performed 6 times and then the average result was calculated. Obtained results are presented in Table 9.

<table>
<thead>
<tr>
<th>Case</th>
<th>Average Time Elapsed [s]</th>
<th>Average Slowdown [x]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clean Application</td>
<td>0.001045</td>
<td>-</td>
</tr>
<tr>
<td>SpiderPig</td>
<td>0.139695</td>
<td>133.679426</td>
</tr>
<tr>
<td>DynamoRIO Plugin</td>
<td>0.282660</td>
<td>270.487560</td>
</tr>
<tr>
<td>OllyDbg RunTrace</td>
<td>179.065781</td>
<td>171354.814354</td>
</tr>
</tbody>
</table>

Table 9: The performance comparison of instrumenting a simple bubble sort program.

As you can see in this test SpiderPig was the fastest tool. OllyDbg RunTrace was the slowest one and it is almost completely unusable in real world applications. DynamoRIO plugin was approximately 2 times slower then SpiderPig.

Like it was mentioned earlier it is hard to fit in a exact performance results, because they depend on a few factors like: number of instrumented instructions, CPU configuration, free memory supplies and so on.

In one of the private talks when author was talking a bit about the performance stuffs with Julien, he asked me a very important question: Is the speed acceptable for you? Author said that indeed it is, so he replied, So it so must be good enough. And with this sentence author would like to finish this subsection.

16Olly RunTrace was runned with minimal trace options although the additional amount of time was spent on formating and displaying the results in a text form.
5.3 Data Flow Analysis Interferences

In current implementation Packet Processor is unable to detect data flow analysis interferences. It means that for example if an unknown exceptions happens and the execution will be transferred via indirect way Packet Processor may be not able to calculate the data propagation correctly. The issues also includes calling unknown code locations via using indirect CALL or JMP instructions. Corresponding fixes for this issue should be attached to the next SpiderPig release.

5.4 Communication Method

At the time SpiderPig was being developed it was certain that suitable communication method will need to be chosen. In general there were three available options for performing this process: sockets, named pipes and shared memory sections. This section will answer what method is used for performing communication between Injector and Communication Server (see subsection 2.2) and why it was chosen. This dispute will start with the comparison of two most "popular" elements: sockets and named pipes.

Sockets vs Named Pipes

In Microsoft Windows systems named pipe is basically a named, one-way or duplex pipe for communication between the pipe server and one or more pipe clients. Pipes generally work like normal sockets. Named pipes unlike sockets can be accessed much like a file (by using typical APIs provided for file operations), but let's get to the point. Appending to [8] in fast area network (LAN) Transmission Control Protocol/Internet Protocol (TCP/IP) Sockets and Named Pipes clients are comparable in terms of performance. However, the performance difference between the TCP/IP Sockets and Named Pipes clients becomes apparent with slower networks, such as across wide area networks (WANs) or dial-up networks. From the other hand when it comes to running locally, local named pipes work in kernel mode and are extremely fast. So remembering that Injector and Communication Server need to transfer data only through the local machine (locally) sockets are not the good choice, but are the named pipes the best available option?

Shared Memory vs Named Pipes

As stated in subsection 2.2 shared memory sections also known as file mapping objects are typically used to share a file or memory between two or more
processes. Due to lack of comparison between theirs performance versus the named pipes performance author decided to run his own tests: Three sample sets of applications were created:

1. client + server (local communication via named pipes)

Client requests specified data through a request which is sent to the server application via the named pipe. Server reads the request, gets the selected data and sends the results back, also through a named pipe.

2. client + server (local communication via shared memory section)

Client requests specified data through a request which is sent to the server application via shared memory section. Server reads the request, gets the selected data and sends the results back, also through a shared memory section.

3. clean application (internal communication only)

This application does almost the same thing as the upper ones, however it does not use any form of interprocess communication. The requests operations are processed in the same application. It was used to show the rate of potential slowdown which may occur in the first two presented items.

Each of described program has processed 20000 requests. The time was measured between each start of sending the request and getting the result. Clean application was used as a neutral point of reference. First application (item 1) was additional optimized by using Native API [13]\(^ {17} \) calls and by not using any additional synchronization. Second application (item 2) was using normal API calls and was synchronized by using the Event Objects [5]. The results are presented in Figure 7 and Table 10.

The results showed (Table 10) that using shared memory section for interprocess communication (locally) is about ~6.037453 times faster then using named pipes for the same task. In this case using shared memory section caused very low slowdown (about ~1.974907 times) comparing to named pipe method where slowdown was about ~11.923407 times.

\(^ {17}\)Using Native API calls speeded the process by about 1 time.
Figure 7: Performance comparison between communication methods: Shared Memory method (green) and Pipes method (red) in the reference to clean application (blue).

<table>
<thead>
<tr>
<th>Application Type</th>
<th>Average Response Time [msec]</th>
<th>Slowdown [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Named Pipes</td>
<td>0.025022</td>
<td>11.923407</td>
</tr>
<tr>
<td>2. Shared Memory</td>
<td>0.004145</td>
<td>1.974907</td>
</tr>
<tr>
<td>3. Clean Application</td>
<td>0.002099</td>
<td>-</td>
</tr>
</tbody>
</table>

Table 10: Performance of Communication Methods.

Important note: Regarding the synchronization methods, please note that using Event Objects for interprocess synchronization purposes together with shared memory sections may really overwhelm the final performance (especially when they are heavily used). SpiderPig does not use Events for the synchronization process.

6 Transparency

It is clear that SpiderPig should not interfere with semantics of a analyzed program while it is executed. Implementing full transparency in "monitoring" software is often impossible task specially when executing inside the same process. From the other hand SpiderPig as well many other binary instrumentation software was not designed to work with aggressive or self-modifying code. This section will try to describe how the transparency prob-
lem is solved in SpiderPig and what issues need to be solved in the future.

As it is stated in DynamoRIO’s thesis [16] there are couple of transparency issues that need to be addressed. This section will focus only at the most important ones from the authors point of view:

1. **Heap Transparency**

   SpiderPig should not share any heap allocation routines with the monitored application. This is really significant specially when it comes to researching heap overflow vulnerabilities. SpiderPig does not use own custom memory manager to achieve heap transparency. It is not needed because SpiderPig does not need any additional heap space from the application - that’s because every recorded information is transfered into Communication Server (subsection 2.2) which resides in different program. At this point SpiderPig provides full heap transparency.

2. **Input/Output Transparency**

   The data sharing is performed through the shared memory section (as stated in subsection 5.4). Due to that fact SpiderPig does not interfere with the application’s buffering.

3. **Library Transparency**

   SpiderPig shares only one module with the original application. This module is default general library - KERNEL32.DLL. After the SpiderPig Injector is initialized no API functions are needed and executed. All the synchronization methods used in SpiderPig rely on internal implemented mechanism which doesn’t need any external libraries.

4. **Thread Transparency**

   SpiderPig does not create any additional threads, instead it is executed by the original thread(s) created by the application - it’s a part of new code flow. The CPU state is preserved when the SpiderPig code is executed.

5. **Data Transparency**

   SpiderPig does not modify any of original application’s data. SpiderPig avoids interfering with the original application’s data layout.
6. Stack Transparency

Current implementation uses application’s stack for temporary data storage. Typically this is not a problem, even when whole module’s code is monitored. However it appears that in some rare cases like in Microsoft Office application (see [16] for details) it may cause serious problems. Such unexpected behavior can occur in application that uses the stack space in a not typical way, for example in application that references the data located beyond the top of stack. Potential fix for this issue would be to use own scratch space, this should be implemented in the nearest future.

Some of the other transparency issues like Error Transparency or more accurate implementation of Address Space Transparency are not yet available. However the lack of support for this issues may not cause any problems at all but of course it doesn’t mean they should not be implemented in the future.

7 Related Work

It’s hard to describe similar tools like SpiderPig when it comes to overall comparison, because of that this section will only introduce some of the related works in more or less exact fields:

- Dynamic Binary Instrumentation

Dynamic Binary Instrumentation is a specific method of analyzing a binary application on the fly (why the application runs). To achieve this goal instrumentation code is injected into original application code. The DBI approach unlike code integration does not have to worry about the correctness of provided disassembly. Generally Dynamic Binary Instrumentation implementations can be divided into two main categories: light-weight an heavy-weight DBI. The example of heavy-weight DBI is Valgrind [12], is in essence a virtual machine using just-in-time (JIT) compilation techniques. From the other hand tools like: Pin [10], DynamoRIO [3] are the examples of light-weight DBI approach. Please note that a quite massive number of other DBI tools exist.

- Memory Leaks Detecting

44
Valgrind’s Memcheck is a tool for detecting memory management problems in programs by adding some extra instrumentation code for this purposes. Memcheck checks all reads and writes of memory and intercepts calls to malloc/ new/ free/ delete. It can detect: memory leaks, use of uninitialized memory, reading/writing off the end of malloc’d blocks, reading/writing memory after it has been freed, reading/writing inappropriate areas on the stack etc.

• Other

TaintCheck [21] is one of the most similar tools available in comparison to SpiderPig. Although it’s main objective is to detect most types of software exploits automatically rather then provide a general tool for data flow analysis. It uses so called dynamic taint analysis to detect potential exploits and attacks and it can also provide additional information about the attack. TaintCheck is implemented as a plugin for either in DynamoRIO or Valgrind frameworks. TaintBochs [17] is a tool created for measuring data lifetime. It is implemented in X86 open source emulator called Bochs [2]. It is able to taint the guest’s main memory and the X86 eight general-purpose registers only (debug registers, control registers, SIMD (MMX, SSE, FPU) registers, and flags are not applied into the analysis); Libelfsh [4] is a very good example of ELF binary manipulation library. Libelfsh allows custom code injections into Executable & Linking Format (ELF) binary files. The entire ERESI [4] project (Reverse Engineering Software Interface) is a very complex approach which includes static and runtime analysis capabilities.

Some of the other techniques and strategies related to data flow analysis like for example the null segment interception technique can be found in the Matt’s Miller paper [23].

8 Future Work

At current state SpiderPig is still an experimental software. Started for fun and developed for fun. There are many things that were implemented and much more things that still need to be implemented. At this moment author is trying to not ignore anything. Some initial ideas were made about implementing the data flow analysis into the DynamoRIO but it seems this is another story.
There are a couple of things that should be taken into consideration in the future releases, for example:

- support for delayed import tables
- strict monitoring for unresolved imports
- manager for shared memory sections
- more support for transparency issues
- support for FPU stack operations and more main support for analyzing FPU, SSE, MMX instructions
- general speed optimizations
- user friendly configuration interface
- clickable graphs

At present author is unable to declare any exact date for the next SpiderPig release. However please visit the project web-site [15] to be up-to-date.

9 Last Words

Author hopes he has managed to introduce the reader the SpiderPig project together with the mechanisms it uses. He also hopes that reader enjoyed the article and found it useful. Thanks for reading.
References


